Key Features

• 
  
  Converting data : AFE signal to Host processor
  
  


• 
  
  6 lane LVDS Rx and Tx including clock
  
  


• 
  
  Tx/Rx buffer according to user control
  
  


• 
  
  68QFN package